Fully differential CMOS sigma-delta modulator for high performance analog-to-digital conversion with 5 V operating voltage
- 6 January 2003
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 2321-2326 vol.3
- https://doi.org/10.1109/iscas.1988.15409
Abstract
The authors present a high-performance second-order sigma-delta modulator for modem and ISDN (integrated-services digital network) analog-to-digital (A/D) conversion applications. The major performance design limiting factors are demonstrated. It is shown that a true 16-bit A/D converter with single 5-V power supply for voice band can be realized with an oversampling ratio of 512; and a 16-bit dynamic range is achieved with an oversampling ratio of 256. The die size of the proposed modulator, using 2.5- mu m CMOS technology, is only 0.56 mm/sup 2/.Keywords
This publication has 10 references indexed in Scilit:
- VLSI- A to D and D to A converters with multi-stage noise shaping modulatorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- IDAC: an interactive design tool for analog CMOS circuitsIEEE Journal of Solid-State Circuits, 1987
- A mixed-mode sampled-data simulation programIEEE Journal of Solid-State Circuits, 1987
- A single-chip U-interface transceiver for ISDNIEEE Journal of Solid-State Circuits, 1987
- A 16-bit oversampling A-to-D conversion technology using triple-integration noise shapingIEEE Journal of Solid-State Circuits, 1987
- A 16-bit low-voltage CMOS A/D converterIEEE Journal of Solid-State Circuits, 1987
- A 12-bit sigma-delta analog-to-digital converter with a 15-MHz clock rateIEEE Journal of Solid-State Circuits, 1986
- A Compatible CMOS-JFET Pulse Density Modulator for Interpolative High-Resolution A/D ConversionIEEE Journal of Solid-State Circuits, 1986
- Design Methodology for ΣΔMIEEE Transactions on Communications, 1983
- Single-chip per channel codec with filters utilizing Δ-Σ modulationIEEE Journal of Solid-State Circuits, 1981