Optimal number and placement of Through Silicon Vias in 3D Network-on-Chip
- 1 April 2011
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
In this paper, we analyze the performance impact of different number of Through Silicon Vias (TSVs) in 3D Network-on-Chip (NoC). The adoption of a 3D NoC design depends on the performance and manufacturing cost of the chip. Therefore, a study of the placement of the TSV, that connects different layers of a 3D chip, is crucial. A 64-core 3D NoC is modeled based on state-of-the-art 2D chips. We discuss the number of TSVs required for a 3D NoC. Different placements of layer-layer connections are explored. We present benchmark results using a cycle accurate full system simulator based on realistic workloads. Experiments show that under different workloads, the average network latencies in two configurations (full and quarter connection) are reduced by 14.78% and 7.38% respectively, compared with the one-eighth connection design. The improvement of performance is a trade-off of manufacturing cost. Our analysis and experiment results provide a guideline for selecting optimal number of TSVs in 3D NoCs.Keywords
This publication has 13 references indexed in Scilit:
- TSV manufacturing yield and hidden costs for 3D IC integrationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2010
- A study of 3D Network-on-Chip design for data parallel H.264 codingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- Impact of 3D design choices on manufacturing costPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- Impacts of though-DRAM vias in 3D processor-DRAM integrated systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- The PARSEC benchmark suitePublished by Association for Computing Machinery (ACM) ,2008
- A Third-Generation 65nm 16-Core 32-Thread Plus 32-Scout-Thread CMT SPARC® ProcessorIEEE International Solid-State Circuits Conference, 2008
- Energy-efficient MESI cache coherence with pro-active snoop filtering for multicore microprocessorsPublished by Association for Computing Machinery (ACM) ,2008
- A stochastic global net-length distribution for a three-dimensional system-on-a-chip (3D-SoC)Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Route packets, net wiresPublished by Association for Computing Machinery (ACM) ,2001
- A large scale, homogeneous, fully distributed parallel machine, IPublished by Association for Computing Machinery (ACM) ,1977