Chip Multithreading: Opportunities and Challenges
- 1 April 2005
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 14 references indexed in Scilit:
- Cache Refill/Access Decoupling for Vector MachinesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Niagara: A 32-Way Multithreaded Sparc ProcessorIEEE Micro, 2005
- IBM power5 chip: a dual-core multithreaded processorIEEE Micro, 2004
- Microarchitecture Optimizations for Exploiting Memory-Level ParallelismACM SIGARCH Computer Architecture News, 2004
- Runahead execution: an alternative to very large instruction windows for out-of-order processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The Stanford Hydra CMPIEEE Micro, 2000
- The MAJC architecture: a synthesis of parallelism and scalabilityIEEE Micro, 2000
- A chip-multiprocessor architecture with speculative multithreadingIEEE Transactions on Computers, 1999
- Eliminating cache conflict misses through XOR-based placement functionsPublished by Association for Computing Machinery (ACM) ,1997
- The case for a single-chip multiprocessorPublished by Association for Computing Machinery (ACM) ,1996