Optimal choice of intermediate latching to maximize throughput in VLSI circuits
- 1 February 1984
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Acoustics, Speech, and Signal Processing
- Vol. 32 (1), 28-33
- https://doi.org/10.1109/tassp.1984.1164285
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- Completely-pipelined architectures for digital signal processingIEEE Transactions on Acoustics, Speech, and Signal Processing, 1983
- A VLSI layout for a pipelined Dadda multiplierACM Transactions on Computer Systems, 1983
- Optimizing synchronous systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- A Two-Level Pipelined Systolic Array for ConvolutionsPublished by Springer Science and Business Media LLC ,1981
- Digital Signal Processing Applications of Systolic AlgorithmsPublished by Springer Science and Business Media LLC ,1981
- Signal Delay in RC Tree NetworksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981