RADIATION ISSUES IN THE NEW GENERATION OF HIGH ENERGY PHYSICS EXPERIMENTS
- 1 June 2004
- journal article
- Published by World Scientific Pub Co Pte Ltd in International Journal of High Speed Electronics and Systems
- Vol. 14 (2), 379-399
- https://doi.org/10.1142/s0129156404002429
Abstract
With the construction of the Large Hadron Collider at the European Center for Nuclear Research (CERN), the radiation levels at large High Energy Physics (HEP) experiments are significantly increased with respect to past experience. The approach the HEP community is using to ensure radiation tolerance of the electronics installed in these new generation experiments is described. Particular attention is devoted to developments that led to original work: the estimate of the SEU rate in the complex LHC radiation environment and the use of hardness by design techniques to achieve radiation hardness of ASICs in a commercial CMOS technology.Keywords
This publication has 34 references indexed in Scilit:
- A low-power 10-bit ADC in a 0.25-/spl mu/m CMOS: design considerations and test resultsIEEE Transactions on Nuclear Science, 2001
- Aspect ratio calculation in n-channel MOSFETs with a gate-enclosed layoutSolid-State Electronics, 2000
- Neutron-induced single event burnout in high voltage electronicsIEEE Transactions on Nuclear Science, 1997
- Pion-induced soft upsets in 16 mbit DRAM chipsIEEE Transactions on Nuclear Science, 1997
- First observations of power MOSFET burnout with high energy neutronsIEEE Transactions on Nuclear Science, 1996
- The influence of VLSI technology evolution on radiation-induced latchup in space systemsIEEE Transactions on Nuclear Science, 1996
- Study of a CMOS-JFET-bipolar radiation hard analog-digital technology suitable for high energy physics electronicsIEEE Transactions on Nuclear Science, 1993
- Study of device parameters for analog IC design in a 1.2 mu m CMOS-SOI technology after 10 Mrad (for hadron colliders)IEEE Transactions on Nuclear Science, 1992
- Noise spectral density measurements of a radiation hardened CMOS process in the weak and moderate inversionIEEE Transactions on Nuclear Science, 1992
- Characterisation and modeling of mismatch in MOS transistors for precision analog designIEEE Journal of Solid-State Circuits, 1986