Classification and test generation for path-delay faults using single stuck-fault tests
- 19 November 2002
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 16 references indexed in Scilit:
- Combinational profiles of sequential benchmark circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Equivalence of robust delay-fault and single stuck-fault test generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Delay testing for non-robust untestable circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Synthesis of delay-verifiable two-level circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Delay computation in combinational logic circuits: theory and algorithmsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- EST: the new frontier in automatic test-pattern generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Circuit design for low overhead delay-fault BIST using constrained quadratic 0-1 programmingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Test generation for path delay faults using binary decision diagramsIEEE Transactions on Computers, 1995
- Delay fault coverage and performance tradeoffsPublished by Association for Computing Machinery (ACM) ,1993
- On Finding a Nearly Minimal Set of Fault Detection Tests for Combinational Logic NetsIEEE Transactions on Electronic Computers, 1966