Using the compiler to improve cache replacement decisions
- 26 June 2003
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 25 references indexed in Scilit:
- Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A matrix-based approach to the global locality optimization problemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Run-time spatial locality detection and optimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Dead-block prediction & dead-block correlating prefetchersPublished by Association for Computing Machinery (ACM) ,2001
- EELRUPublished by Association for Computing Machinery (ACM) ,1999
- An algorithm for optimally exploiting spatial and temporal locality in upper memory levelsIEEE Transactions on Computers, 1999
- Efficient simulation of caches under optimal replacement with applications to miss characterizationPublished by Association for Computing Machinery (ACM) ,1993
- An implementation of interprocedural bounded regular section analysisIEEE Transactions on Parallel and Distributed Systems, 1991
- Practical dependence testingPublished by Association for Computing Machinery (ACM) ,1991
- A case for direct-mapped cachesComputer, 1988