SAT-based equivalence checking of threshold logic designs for nanotechnologies
- 4 May 2008
- conference paper
- conference paper
- Published by Association for Computing Machinery (ACM) in Proceedings of the 18th ACM Great Lakes symposium on VLSI - GLSVLSI '08
- p. 225-230
- https://doi.org/10.1145/1366110.1366167
Abstract
No abstract availableKeywords
This publication has 12 references indexed in Scilit:
- Combinational equivalence checking for threshold logic circuitsPublished by Association for Computing Machinery (ACM) ,2007
- Increased Logic Functionality of Clocked Series-Connected RTDSIEEE Transactions on Nanotechnology, 2006
- Molecular electronics: from devices and interconnect to circuits and architectureProceedings of the IEEE, 2003
- ChaffPublished by Association for Computing Machinery (ACM) ,2001
- Threshold logic circuit design of parallel adders using resonant tunneling devicesIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
- GRASP: a search algorithm for propositional satisfiabilityInternational Conference on Acoustics, Speech, and Signal Processing (ICASSP), 1999
- A linear-time transformation of linear inequalities into conjunctive normal formInformation Processing Letters, 1998
- 12 GHz clocked operation of ultralow power interband resonant tunneling diode pipelined logic gatesIEEE Journal of Solid-State Circuits, 1997
- Functions and applications of monostable-bistable transition logic elements (MOBILE's) having multiple-input terminalsIEEE Transactions on Electron Devices, 1994
- Test pattern generation using Boolean satisfiabilityIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992