Fault tolerant design for low power hierarchical search motion estimation algorithms
- 1 October 2011
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Highly scaled CMOS devices are predicted to show probabilistic behavior due to process variations or the presence of noise sources such as thermal noise. Past research dealing with characterizing CMOS devices with probabilistic behavior has shown that computing via these devices, termed probabilistic computing, can help realize highly efficient circuits in terms of energy consumption. In this paper, we explore low power motion estimation, specifically low power hierarchical search algorithms for motion estimation, in the context of probabilistic computing. With the fault tolerant algorithm design (MC-TSS) proposed in this paper, we show that energy savings that can be realized with probabilistic computing increase to 70% versus 57% with the conventional algorithm (TSS), with minor impact on the quality of motion estimation. Furthermore, a 1.8 dB improvement in PSNR under the same energy savings of 70% for both algorithms is shown establishing the superior resilience of the proposed algorithm to probabilistic computing over the conventional algorithm.Keywords
This publication has 11 references indexed in Scilit:
- Low Power Motion Estimation with Probabilistic ComputingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2011
- Modeling multi-output filtering effects in PCMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2011
- A More Precise Model of Noise Based PCMOS ErrorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2010
- Error-Resilient Motion Estimation ArchitectureIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2008
- Energy, Performance, and Probability Tradeoffs for Energy-Efficient Probabilistic CMOS CircuitsIEEE Transactions on Circuits and Systems I: Regular Papers, 2008
- Advocating Noise as an Agent for Ultra-Low Energy Computing: Probabilistic Complementary Metal–Oxide–Semiconductor Devices and Their CharacteristicsJapanese Journal of Applied Physics, 2006
- Ultra-Efficient (Embedded) SOC Architectures based on Probabilistic CMOS (PCMOS) TechnologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- End of Moore's law: thermal (noise) death of integration in micro and nano electronicsPhysics Letters A, 2002
- A comparative analysis for low power motion estimation VLSI architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion EstimationPublished by Springer Science and Business Media LLC ,1999