A high-performance 0.25- mu m CMOS technology. II. Technology
- 1 April 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 39 (4), 967-975
- https://doi.org/10.1109/16.127490
Abstract
No abstract availableKeywords
This publication has 13 references indexed in Scilit:
- A comparative study of hot-carrier instabilities in p- and n-type poly gate MOSFETsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A high-performance 0.25- mu m CMOS technology. II. TechnologyIEEE Transactions on Electron Devices, 1992
- Cel Resist Processing For Submicron CMOS And Bipolar CircuitsPublished by SPIE-Intl Soc Optical Eng ,1988
- Source—Drain contact resistance in CMOS with self-aligned TiSi2IEEE Transactions on Electron Devices, 1987
- The impact of intrinsic series resistance on MOSFET scalingIEEE Transactions on Electron Devices, 1987
- Design methodology for deep submicron CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- A symmetric submicron CMOS technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- Effects of ion implantation doping on the formation of TiSi2Journal of Vacuum Science & Technology A, 1984
- Very small MOSFET's for low-temperature operationIEEE Transactions on Electron Devices, 1977
- Design of ion-implanted MOSFET's with very small physical dimensionsIEEE Journal of Solid-State Circuits, 1974