Memory-Efficient On-Chip Network With Adaptive Interfaces
- 19 December 2011
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 31 (1), 146-159
- https://doi.org/10.1109/tcad.2011.2160348
Abstract
To achieve higher memory bandwidth in network-based multiprocessor architectures, multiple dynamic random access memories can be accessed simultaneously. In such architectures, not only resource utilization and latency are the critical issues but also a reordering mechanism is required to deliver the response transactions of concurrent memory accesses in-order. In this paper, we present a memory-efficient on-chip network architecture to cope with these issues efficiently. Each node of the network is equipped with a novel network interface (NI) to deal with out-of-order delivery, and a priority-based router to decrease the network latency. The proposed NI exploits a streamlined reordering mechanism to handle the in-order delivery and utilizes the advance extensible interface transaction-based protocol to maintain compatibility with existing intellectual property cores. To improve the memory utilization and reduce the memory latency, an optimized memory controller is integrated in the presented NI. Experimental results with synthetic test cases demonstrate that the proposed on-chip network architecture provides significant improvements in average network latency (16%), average memory access latency (19%), and average memory utilization (22%).Keywords
This publication has 23 references indexed in Scilit:
- A generic adaptive path-based routing method for MPSoCsJournal of Systems Architecture, 2011
- Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- PicoServerACM Journal on Emerging Technologies in Computing Systems, 2008
- A practical approach of memory access parallelization to exploit multiple off-chip DDR memoriesPublished by Association for Computing Machinery (ACM) ,2008
- 3D-Stacked Memory Architectures for Multi-core ProcessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- Memory scheduling for modern microprocessorsACM Transactions on Computer Systems, 2007
- A Burst Scheduling Access Reordering MechanismPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchyPublished by Association for Computing Machinery (ACM) ,2006
- Improving routing efficiency for network-on-chip through contention-aware input selectionPublished by Association for Computing Machinery (ACM) ,2006
- The turn model for adaptive routingPublished by Association for Computing Machinery (ACM) ,1992