A survey of AIS-20/31 compliant TRNG cores suitable for FPGA devices
Open Access
- 29 September 2016
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
FPGAs are widely used to integrate cryptographic primitives, algorithms, and protocols in cryptographic systems-on-chip (CrySoC). As a building block of CrySoCs, True Random Number Generators (TRNGs) exploit analog noise sources in electronic devices to generate confidential keys, initialization vectors, challenges, nonces, and random masks in cryptographic protocols. TRNGs aimed at cryptographic applications must fulfill the security requirements defined in the German Federal Bureau for Information Security's (BSI) recommendations AIS-20/31, which has become a de facto standard in Europe. Many TRNG cores have already been published, only a few of which are suitable for FPGAs and even fewer comply with AIS-20/31. Here we present the results of the implementation of AIS-20/31 compliant TRNG cores in three FPGA families: Xilinx Spartan 6, Altera Cyclone V and Microsemi SmartFusion 2. In addition to common design parameters like area, bit rate and power/energy consumption, we compare and discuss the feasibility of generator cores in different FPGAs and the statistical quality of their output. These results will help designers select the best generator and the device family to match the requirements of the data security application. To ensure reproducibility of the results, the open source VHDL code of all generators adapted to individual families can be downloaded from the dedicated web page.Keywords
This publication has 18 references indexed in Scilit:
- A Physical Approach for Stochastic Modeling of TERO-Based TRNGPublished by Springer Science and Business Media LLC ,2015
- Highly efficient entropy extraction for true random number generators on FPGAsPublished by Association for Computing Machinery (ACM) ,2015
- A Very High Speed True Random Number Generator with Entropy AssessmentLecture Notes in Computer Science, 2013
- New High Entropy Element for FPGA Based True Random Number GeneratorsLecture Notes in Computer Science, 2010
- High performance true random number generator based on FPGA block RAMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- Analysis and Enhancement of Random Number Generator in FPGA Based on Oscillator RingsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- A Robust Chaos-Based True Random Number Generator Embedded in Reconfigurable Switched-Capacitor HardwarePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- A novel concept for stateless random bit generators in cryptographic applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Embeddable ADC-based true random number generator for cryptographic applications exploiting nonlinear signal processing and chaosIEEE Transactions on Signal Processing, 2005
- A Hardware Random Number GeneratorLecture Notes in Computer Science, 2003