Global scheduling with code-motions for high-level synthesis applications
- 1 September 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 3 (3), 379-392
- https://doi.org/10.1109/92.406996
Abstract
In this paper, we present a global scheduling technique for synthesis applications. The algorithm accepts a specification containing conditional branches and while-loop constructs and schedules it for a given set of resources. The algorithm performs several types of code motions across different basic blocks and trades off cost with performance. Several real-life examples taken from Numerical Recipes in C are used to demonstrate the efficacy of the approach. The results indicate that code-motions are very important for achieving significant speed-ups for synthesis applications.Keywords
This publication has 45 references indexed in Scilit:
- InSyn: integrated scheduling for DSP applicationsIEEE Transactions on Signal Processing, 1995
- Lower-bound performance estimation for the high-level synthesis scheduling problemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994
- Zone schedulingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- Applying simulated evolution to high level synthesisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- Automatic program parallelizationProceedings of the IEEE, 1993
- Optimal synthesis of high-performance architecturesIEEE Journal of Solid-State Circuits, 1992
- Region scheduling: an approach for detecting and redistributing parallelismIEEE Transactions on Software Engineering, 1990
- A development environment for horizontal microcodeIEEE Transactions on Software Engineering, 1988
- Design Tools for Intelligent Silicon CompilationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- A Formal Method for the Specification, Analysis, and Design of Register-Transfer Level Digital LogicIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983