Customizable FPGA IP Core Implementation of a General-Purpose Genetic Algorithm Engine
- 30 October 2009
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Evolutionary Computation
- Vol. 14 (1), 133-149
- https://doi.org/10.1109/tevc.2009.2025032
Abstract
Hardware implementation of genetic algorithms (GAs) is gaining importance because of their proven effectiveness as optimization engines for real-time applications (e.g., evolvable hardware). Earlier hardware implementations suffer from major drawbacks such as absence of GA parameter programmability, rigid predefined system architecture, and lack of support for multiple fitness functions. In this paper, we report the design of an IP core that implements a general-purpose GA engine that addresses these problems. Specifically, the proposed GA IP core can be customized in terms of the population size, number of generations, crossover and mutation rates, random number generator seed, and the fitness function. It has been successfully synthesized and verified on a Xilinx Virtex II Pro Field programmable gate arrays device (xc2vp30-7ff896) with only 13% logic slice utilization, 1% block memory utilization for GA memory, and a clock speed of 50 MHz. The GA core has been used as a search engine for real-time adaptive healing but can be tailored to any given application by interfacing with the appropriate application-specific fitness evaluation module as well as the required storage memory and by programming the values of the desired GA parameters. The core is soft in nature i.e., a gate-level netlist is provided which can be readily integrated with the user's system. The performance of the GA core was tested using standard optimization test functions. In the hardware experiments, the proposed core either found the globally optimum solution or found a solution that was within 3.7% of the value of the globally optimal solution. The experimental test setup including the GA core achieved a speedup of around 5.16× over an analogous software implementation.Keywords
This publication has 21 references indexed in Scilit:
- Progress in the Development of Field Programmable Analog Arrays for Space Applications2008 IEEE Aerospace Conference, 2008
- Massively Parallel Hardware Architecture for Genetic AlgorithmsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Evolutionary recovery of electronic circuits from radiation induced faultsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Hardware implementation of genetic algorithms using FPGAPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Multi-GAP: parallel and distributed genetic algorithms in VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The PIG paradigm: the design and use of a massively parallel fine grained self-reconfigurable infinitely scalable architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A hardware implementation of the Compact Genetic AlgorithmPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A gate-level EHW chip: Implementing GA operations and reconfigurable hardware on a single LSIPublished by Springer Science and Business Media LLC ,1998
- EVOLVABLE HARDWARE Genetic Programming of a Darwin MachinePublished by Springer Science and Business Media LLC ,1993
- Sehwa: a software package for synthesis of pipelines from behavioral specificationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988