A charge-transfer multiplying digital-to-analog converter
- 1 December 1976
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 11 (6), 772-779
- https://doi.org/10.1109/jssc.1976.1050816
Abstract
A new charge-transfer multiplying digital-to-analog converter employs an array of binary-weighted MOS capacitors and MOS transistors as its only elements. It can be fabricated on the same chip and by the same process as most charge-coupled devices and bucket-brigade devices, and provides two- or four-quadrant multiplication. An experimental n-channel metal-gate MOS realization demonstrated accuracy to 7 bits plus sign, total harmonic distortion 60 dB below fundamental, 70 dB dynamic range, and 200 kHz bandwidth.Keywords
This publication has 9 references indexed in Scilit:
- An integrated NMOS operational amplifier with internal compensationIEEE Journal of Solid-State Circuits, 1976
- The design and operation of practical charge-transfer transversal filtersIEEE Journal of Solid-State Circuits, 1976
- A dual differential charge-coupled analog delay deviceIEEE Journal of Solid-State Circuits, 1976
- A reprogrammable filter bank using charge-coupled device discrete analog-signal processingIEEE Journal of Solid-State Circuits, 1976
- A 500-stage CCD transversal filter for spectral analysisIEEE Journal of Solid-State Circuits, 1976
- Noise in buried channel charge-coupled devicesIEEE Transactions on Electron Devices, 1976
- A charge transfer multiplying digital-to-analog converterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1976
- All-MOS charge redistribution analog-to-digital conversion techniques. IIEEE Journal of Solid-State Circuits, 1975
- High-frequency MOS digital capacitorIEEE Transactions on Electron Devices, 1975