A Reduced Complexity Decoder Architecture via Layered Decoding of LDPC Codes
- 23 December 2004
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
We apply layered belief propagation decoding to our previously devised irregular partitioned permutation LDPC codes. These codes have a construction that easily accommodates a layered decoding and we show that the decoding performance is improved by a factor of two in the number of iterations required. We show how our previous flexible decoding architecture can be adapted to facilitate layered decoding. This results in a significant reduction in the number of memory bits and memory instances required, in the range of 45-50%. The faster decoding speed means the decoder logic can also be reduced by nearly 50% to achieve the same throughput and error performance. In total, the overall decoder architecture can be reduced by nearly 50%.Keywords
This publication has 15 references indexed in Scilit:
- Memory-Efficient Sum–Product Decoding of LDPC CodesIEEE Transactions on Communications, 2004
- Turbo decoder architectures for low-density parity-check codesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Memory-efficient turbo decoder architectures for LDPC codesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A low complexity FEC scheme based on the intersection of interleaved block codesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Generalized low density (Tanner) codesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A highly efficient domain-programmable parallel architecture for iterative LDPCC decodingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Parallel concatenated Gallager codes for CDMA applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- VLSI implementation-oriented (3, k)-regular low-density parity-check codesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On the performance of turbo product codes over partial response channelsIEEE Transactions on Magnetics, 2001
- Parallel concatenated Gallager codesElectronics Letters, 2000