Three-level topologies for low voltage power converters in drives, traction and utility applications
- 23 January 2004
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 1, 160-167 vol.1
- https://doi.org/10.1109/ias.2003.1257498
Abstract
This paper evaluates three-level topologies as alternative to two-level topologies in converters for low voltage applications. Topologies, semiconductor losses, filter aspects, part count, initial cost and cost over life-cycle are compared for a grid interface, a conventional drive application, and a high speed drive application.Keywords
This publication has 7 references indexed in Scilit:
- What's the real cost of higher efficiency?IEEE Industry Applications Magazine, 2003
- Assessment of medium voltage PWM VSI topologies for multi-megawatt variable speed drive applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A novel PWM scheme to eliminate common-mode voltage in three-level voltage source inverterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A generalized multilevel inverter topology with self voltage balancingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design and loss comparison of matrix converters, and voltage-source converters for modern AC drivesIEEE Transactions on Industrial Electronics, 2002
- Power losses in PWM-VSI inverter using NPT or PT IGBT devicesIEEE Transactions on Power Electronics, 1995
- A new multilevel PWM method: a theoretical analysisIEEE Transactions on Power Electronics, 1992