ASIP-Based Multiprocessor SoC Design for Simple and Double Binary Turbo Decoding
- 1 January 2006
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 1, 1-6
- https://doi.org/10.1109/date.2006.244126
Abstract
This paper presents a new multiprocessor platform for high throughput turbo decoding. The proposed platform is based on a new configurable ASIP combined with an efficient memory and communication interconnect scheme. This application-specific instruction-set processor has an SIMD architecture with a specialized and extensible instruction-set and 5-stages pipeline control. The attached memories and communication interfaces enable the design of efficient multiprocessor architectures. These multiprocessor architectures benefit from the recent shuffling technique introduced in the turbo-decoding field to reduce communication latency. The major characteristics of the proposed platform are its flexibility and scalability which make it reusable for various standards and operating modes. Results obtained for double binary DVB-RCS turbo codes demonstrate a 100 Mbit/s throughput using 16-ASIP multiprocessor architectureKeywords
This publication has 10 references indexed in Scilit:
- Shuffled Iterative DecodingIEEE Transactions on Communications, 2005
- A Scalable System Architecture for High-Throughput Turbo-DecodersJournal of Signal Processing Systems, 2005
- Communication centric architectures for turbo-decoding on embedded multiprocessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A low complex parallel decoding structure for turbo-codesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Networks on chips: a new SoC paradigmComputer, 2002
- A methodology for the design of application specific instruction set processors (ASIP) using the machine description language LISAPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2001
- Good error-correcting codes based on very sparse matricesIEEE Transactions on Information Theory, 1999
- Optimal and sub‐optimal maximum a posteriori algorithms suitable for turbo decodingEuropean Transactions on Telecommunications, 1997
- Optimal decoding of linear codes for minimizing symbol error rate (Corresp.)IEEE Transactions on Information Theory, 1974