Phasers
- 7 June 2008
- conference paper
- conference paper
- Published by Association for Computing Machinery (ACM)
- p. 277-288
- https://doi.org/10.1145/1375527.1375568
Abstract
Coordination and synchronization of parallel tasks is a major source of complexity in parallel programming. These constructs take many forms in practice including mutual exclusion in accesses to shared resources, termination detection of child tasks, collective barrier synchronization, and point-to-point synchronization. In this paper, we introduce phasers, a new coordination construct that unifies collective and point-to-point synchronizations. We establish two safety properties for phasers: deadlock-freedom and phase-ordering. Performance results obtained from a portable implementation of phasers on three different SMP platforms demonstrate that phasers can deliver superior performance to existing barrier implementations, in addition to the productivity benefits that result from their generality and safety properties.Keywords
This publication has 7 references indexed in Scilit:
- Productivity and performance using partitioned global address space languagesPublished by Association for Computing Machinery (ACM) ,2007
- Deadlock-free scheduling of X10 computations with bounded resourcesPublished by Association for Computing Machinery (ACM) ,2007
- X10Published by Association for Computing Machinery (ACM) ,2005
- CilkPublished by Association for Computing Machinery (ACM) ,1995
- Transactional memoryPublished by Association for Computing Machinery (ACM) ,1993
- The fuzzy barrier: a mechanism for high speed synchronization of processorsPublished by Association for Computing Machinery (ACM) ,1989
- Synchronization using counting semaphoresPublished by Association for Computing Machinery (ACM) ,1988