Scheduling and mapping of conditional task graph for the synthesis of low power embedded systems
- 1 January 2003
- journal article
- Published by Institution of Engineering and Technology (IET) in IEE Proceedings - Computers and Digital Techniques
- Vol. 150 (5), 262-273
- https://doi.org/10.1049/ip-cdt:20030837
Abstract
A dynamic voltage scaling (DVS) technique for embedded systems expressed as conditional task graphs (CTGs) is described. The idea is to identify and exploit the available worst case slack time, taking into account the conditional behaviour of CTGs. Also the effect of combining a genetic algorithm based mapping with the DVS technique is examined and it is shown that further energy reduction can be achieved. The techniques are tested on a number of CTGs including a real-life example. The results show that the DVS technique can be applied to CTGs with an energy saving of up to 24%. Furthermore, it is shown that savings of up to 51% are achieved by considering DVS during the mapping optimisation. Finally, the impact of communications and communication link selection on the scheduling and mapping technique is investigated and results are reported.Keywords
This publication has 13 references indexed in Scilit:
- LEneS: task scheduling for low-energy systems using variable supply voltage processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Task scheduling and voltage selection for energy minimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Communication speed selection for embedded systems with networked voltage-scalable processorsPublished by Association for Computing Machinery (ACM) ,2002
- Considering power variations of DVS processing elements for energy minimisation in distributed systemsPublished by Association for Computing Machinery (ACM) ,2001
- A dynamic voltage scaled microprocessor systemIEEE Journal of Solid-State Circuits, 2000
- Integrating communication protocol selection with hardware/software codesignIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1999
- Power optimization of variable-voltage core-based systemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1999
- Address bus encoding techniques for system-level power optimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1998
- MOGAC: a multiobjective genetic algorithm for hardware-software cosynthesis of distributed embedded systemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1998
- Bus-invert coding for low-power I/OIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1995