Neural Synaptic Weighting With a Pulse-Based Memristor Circuit
- 8 August 2011
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems I: Regular Papers
- Vol. 59 (1), 148-158
- https://doi.org/10.1109/tcsi.2011.2161360
Abstract
A pulse-based programmable memristor circuit for implementing synaptic weights for artificial neural networks is proposed. In the memristor weighting circuit, both positive and negative multiplications are performed via a charge-dependent Ohm's law (). The circuit is composed of five memristors with bridge-like connections and operates like an artificial synapse with pulse-based processing and adjustability. The sign switching pulses, weight setting pulses and synaptic processing pulses are applied through a shared input terminal. Simulations are done with both linear memristor and window-based nonlinear memristor models.Keywords
This publication has 27 references indexed in Scilit:
- Compact Models for Memristors Based on Charge-Flux Constitutive RelationshipsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2010
- Memristors and Bernoulli dynamicsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2010
- MEMRISTOR CELLULAR AUTOMATA AND MEMRISTOR DISCRETE-TIME CELLULAR NEURAL NETWORKSInternational Journal of Bifurcation and Chaos, 2009
- The elusive memristor: properties of basic electrical circuitsEuropean Journal of Physics, 2009
- The missing memristor foundNature, 2008
- Self-organized computation with unreliable, memristive nanodevicesNanotechnology, 2007
- High-performance Viterbi decoder with circularly connected 2-D CNN unilateral cell arrayIEEE Transactions on Circuits and Systems I: Regular Papers, 2005
- Cellular neural networks: theoryIEEE Transactions on Circuits and Systems, 1988
- Memristive devices and systemsProceedings of the IEEE, 1976
- Memristor-The missing circuit elementIEEE Transactions on Circuit Theory, 1971