Automatic verification of finite state concurrent system using temporal logic specifications

Abstract
No abstract available