Automatic buffer sizing for rate-constrained KPN applications on multiprocessor system-on-chip
- 1 January 2007
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in 2007 IEEE International High Level Design Validation and Test Workshop
Abstract
Multiprocessor System-on-Chip (MPSoC) has emerged as the most promising architecture for future embedded system designs, and Kahn Process Networks (KPN) have been shown to be an excellent solution to model applications for MPSoC because it allows maximum freedom in implementation. However, the effects of buffer sizing for KPN applications on MPSoC are not well investigated. Sizes for the bounded FIFOs affect the parallelism in the implementations and the performance of the systems. To the best of our knowledge, buffer sizing for performance optimization in MPSOC has not been addressed before. We propose an off-line automatic buffer sizing algorithm based on the rate constraints and the dependency information gathered from the profiled results. The algorithm can be applied to rate-constraint application such as MPEG-2 decoder to determine the minimum buffer sizes that satisfies the constraints. Our study shows that our algorithm can automatically size the buffers such that the total buffer usage is reduced by orders of magnitude for a given rate constraint.Keywords
This publication has 16 references indexed in Scilit:
- Multi-processor system design with ESPAMPublished by Association for Computing Machinery (ACM) ,2006
- Buffer memory optimization for video codec application modeled in SimulinkPublished by Association for Computing Machinery (ACM) ,2006
- Design and programming of embedded multiprocessorsPublished by Association for Computing Machinery (ACM) ,2004
- Automatic synthesis of system on chip multiprocessor architectures for process networksPublished by Association for Computing Machinery (ACM) ,2004
- Requirements on the Execution of Kahn Process NetworksLecture Notes in Computer Science, 2003
- Timed compiled-code simulation of embedded software for performance analysis of SOC designProceedings of the 39th conference on Design automation - DAC '02, 2002
- Exploring design space of parallel realizationsPublished by Association for Computing Machinery (ACM) ,2001
- A compilation-based software estimation scheme for hardware/software co-simulationPublished by Association for Computing Machinery (ACM) ,1999
- Scheduling for embedded real-time systemsIEEE Design & Test of Computers, 1998
- Properties of a Model for Parallel Computations: Determinacy, Termination, QueueingSIAM Journal on Applied Mathematics, 1966