Parallel Counters
- 1 November 1973
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-22 (11), 1021-1024
- https://doi.org/10.1109/t-c.1973.223639
Abstract
Multiple-input circuits that count the number of their inputs that are in a given state (normally logic ONE) are called parallel counters. In this paper three separate types of counters are described, analyzed, and compared. The first counter consists of a network of full adders. The second counter uses a combination of full adders and fast adders (that may be realized with READ-ONLY memories), while the third type of counter uses quasi-digital (i.e., analog current summing) techniques to generate an analog signal proportional to the count which is then digitized.Keywords
This publication has 6 references indexed in Scilit:
- Multiple Addition by Residue Threshold Functions and Their Representation by Array LogicIEEE Transactions on Computers, 1973
- The Quasi-Serial MultiplierIEEE Transactions on Computers, 1973
- Counting Responders in an Associative MemoryIEEE Transactions on Computers, 1971
- Adder With Distributed ControlIEEE Transactions on Computers, 1970
- Fast MultipliersIEEE Transactions on Computers, 1970
- The Use of Analog Techniques in Binary Arithmetic UnitsIEEE Transactions on Electronic Computers, 1965