Design Tradeoffs and Challenges in Practical Coherent Optical Transceiver Implementations
- 19 August 2015
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Journal of Lightwave Technology
- Vol. 34 (1), 121-136
- https://doi.org/10.1109/jlt.2015.2470114
Abstract
This tutorial discusses the design and ASIC implementation of coherent optical transceivers. Algorithmic and architectural options and tradeoffs between performance and complexity/power dissipation are presented. Particular emphasis is placed on flexible (or reconfigurable) transceivers because of their importance as building blocks of software-defined optical networks. The paper elaborates on some advanced digital signal processing (DSP) techniques such as iterative decoding, which are likely to be applied in future coherent transceivers based on higher order modulations. Complexity and performance of critical DSP blocks such as the forward error correction decoder and the frequency-domain bulk chromatic dispersion equalizer are analyzed in detail. Other important ASIC implementation aspects including physical design, signal and power integrity, and design for testability, are also discussed.Keywords
This publication has 79 references indexed in Scilit:
- High Symbol Rate Transmission Systems for Data Rates from 400 Gb/s to 1Tb/sPublished by Optica Publishing Group ,2015
- Design Trade-offs in Practical ASIC ImplementationsPublished by Optica Publishing Group ,2015
- Optical network scaling: roles of spectral and spatial aggregationOptics Express, 2014
- Stochastic Digital BackpropagationIEEE Transactions on Communications, 2014
- Single-Carrier and Dual-Carrier 400-Gb/s and 1.0-Tb/s Transmission SystemsPublished by Optica Publishing Group ,2014
- Aggressive Quantization on Perturbation Coefficients for Nonlinear Pre-DistortionPublished by Optica Publishing Group ,2014
- Faster-Than-Nyquist SignalingProceedings of the IEEE, 2013
- High-Spectral-Efficiency Optical Modulation FormatsJournal of Lightwave Technology, 2012
- Staircase Codes: FEC for 100 Gb/s OTNJournal of Lightwave Technology, 2012
- Algorithms meeting the lower bounds on the multiplicative complexity of length-2/sup n/ DFTs and their connection with practical algorithmsIEEE Transactions on Acoustics, Speech, and Signal Processing, 1990