Scheduling for low power under resource and latency constraints
- 7 November 2002
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353)
Abstract
No abstract availableThis publication has 8 references indexed in Scilit:
- Accurate resource estimation algorithms for behavioral synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Optimal selection of supply voltages and level conversions during data path scheduling under resource constraintsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Energy minimization using multiple supply voltagesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An iterative improvement algorithm for low power data path synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Scheduling techniques to enable power managementPublished by Association for Computing Machinery (ACM) ,1996
- Variable voltage schedulingPublished by Association for Computing Machinery (ACM) ,1995
- Force-directed scheduling for the behavioral synthesis of ASICsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- IRSIM: an incremental MOS switch-level simulatorPublished by Association for Computing Machinery (ACM) ,1989