Investigating the Impact of Logic and Circuit Implementation on Full Adder Performance
- 23 June 2011
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 20 (7), 1327-1331
- https://doi.org/10.1109/tvlsi.2011.2157543
Abstract
This paper presents the design and characterization of 12 full-adder circuits in the IBM 90-nm process. These include three new full-adder circuits using the recently proposed split-path data driven dynamic logic. Based on the logic function realized, the adders were characterized for performance and power consumption when operated under various supply voltages and fan-out loads. The adders were then further deployed in a 32 bit ripple carry adder and 8×4 multiplier to evaluate the impact of sum and carry propagation delays on the performance, power of these systems. Performance characterization of the adder circuits in the presence of process and voltage variations was also performed through Monte Carlo simulations. Besides analyzing and comparing circuit performance, the possible impact of the choice of logic function has also been underlined in this study.Keywords
This publication has 5 references indexed in Scilit:
- Design Space Exploration of Split-Path Data Driven Dynamic Full AdderJournal of Low Power Electronics, 2010
- Low-power split-path data-driven dynamic logicIET Circuits, Devices & Systems, 2009
- A Novel CMOS Full AdderPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic StyleIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2006
- A Novel Multiplexer-Based Low-Power Full AdderIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2004