A robust offset cancellation scheme for analog multipliers
- 31 March 2005
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- Kerneltron: support vector "machine" in siliconIEEE Transactions on Neural Networks, 2003
- An offset-canceling low-noise lock-in architecture for capacitive sensingIEEE Journal of Solid-State Circuits, 2003
- The folded Gilbert cell: a low voltage high performance CMOS multiplierPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A continuously calibrated 12-b, 10-MS/s, 3.3-V A/D converterIEEE Journal of Solid-State Circuits, 1998
- A high-speed CMOS comparator with 8-b resolutionIEEE Journal of Solid-State Circuits, 1992