Power-performance optimal 64-bit carry-lookahead adders
- 20 July 2004
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A circuit sizing tool that minimizes the delay under energy constraints has been developed using optimisation software, tabulated delay models and analytical energy models. The tool is used to generate energy-delay (E-D) tradeoff curves for selected high-performance 64-bit carry-lookahead adders. The optimisation indicates that the sparse radix-4 carry-lookahead adder with sparseness factor of 2 has optimal performance in the energy-delay space.Keywords
This publication has 7 references indexed in Scilit:
- A shared-well dual-supply-voltage 64-bit ALUPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- 470 ps 64-bit parallel binary adder [for CPU chip]Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Parallel prefix adder designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2001
- Variants of an improved carry look-ahead adderIEEE Transactions on Computers, 1988
- Fast area-efficient VLSI addersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- High-Speed Binary AdderIBM Journal of Research and Development, 1981
- A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence EquationsIEEE Transactions on Computers, 1973