A methodology for correct-by-construction latency insensitive design
- 20 January 2003
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 21 references indexed in Scilit:
- An overview of D-I algebraPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An integrated placement and synthesis approach for timing closure of PowerPC/sup TM/ microprocessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Latency Insensitive ProtocolsLecture Notes in Computer Science, 1999
- Post-layout optimization for deep submicron designPublished by Association for Computing Machinery (ACM) ,1996
- Asynchronous Circuit Design: Motivation, Background, & MethodsPublished by Springer Science and Business Media LLC ,1995
- A methodology and algorithms for post-placement delay optimizationPublished by Association for Computing Machinery (ACM) ,1994
- A formal approach to designing delay-insensitive circuitsDistributed Computing, 1991
- A formal model for defining and classifying delay-insensitive circuits and systemsDistributed Computing, 1986
- CodexIEEE Software, 1984
- An Efficient Algorithm for Exploiting Multiple Arithmetic UnitsIBM Journal of Research and Development, 1967