Functional Obfuscation of DSP Cores Using Robust Logic Locking and Encryption
- 1 July 2018
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Obfuscation plays a key role in thwarting attacks launched through reverse engineering process. This work presents a new obfuscation process for DSP cores using improved logic locking and encryption that incurs minimum design overhead and achieves reduced design cost compared to state of the art approaches. The proposed approach integrates particle swarm optimization driven design space exploration system (PSO-DSE) for obtaining reduced design cost of obfuscated DSP designs. Enhanced security of locking is provided through locking blocks that are capable of locking each output data bit of functional resources with 8 key bits. The presented approach includes countermeasures against key sensitization attacks, SAT attacks and removal attacks. Results indicate that the proposed approach has been capable of achieving enhanced obfuscation security by at least 4.29 e+9 times and a design cost reduction ~ 6.5 % compared to a recent approach.Keywords
This publication has 14 references indexed in Scilit:
- Antipiracy-Aware IP Chipset Design for CE Devices: A Robust Watermarking Approach [Hardware Matters]IEEE Consumer Electronics Magazine, 2017
- Hardware Security of CE Devices [Hardware Matters]IEEE Consumer Electronics Magazine, 2016
- TL-HLS: Methodology for Low Cost Hardware Trojan Security Aware Scheduling With Optimal Loop Unrolling Factor During High Level SynthesisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2016
- Exploring Low Cost Optimal Watermark for Reusable IP Cores During High Level SynthesisIEEE Access, 2016
- On Improving the Security of Logic LockingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2015
- Intellectual Property Cores: Protection designs for CE productsIEEE Consumer Electronics Magazine, 2015
- Evaluating the security of logic encryption algorithmsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2015
- Solving the Third-Shift Problem in IC Piracy With Test-Aware Logic LockingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2015
- MO-PSE: Adaptive multi-objective particle swarm optimization based design space exploration in architectural synthesis for application specific processor designAdvances in Engineering Software, 2014
- Fault Analysis-Based Logic EncryptionInternational Conference on Acoustics, Speech, and Signal Processing (ICASSP), 2013