A CMRR enhancement circuit by employing auxiliary buffer of capacitively coupled instrumentation amplifier for neural signal recording
Open Access
- 13 September 2021
- journal article
- research article
- Published by Institution of Engineering and Technology (IET) in Electronics Letters
- Vol. 57 (24), 906-908
- https://doi.org/10.1049/ell2.12313
Abstract
Here, a common-mode rejection ratio (CMRR) enhancement circuit is proposed by employing an auxiliary buffer (AB) to the pseudo resistors of the capacitively coupled instrumentation amplifier (CCIA). After applying AB to CCIA, the differential-mode gain remains the same with an extended bandwidth, and the common-mode gain is reduced, and therefore, the CMRR is enhanced.Keywords
Funding Information
- National Natural Science Foundation of China (62004036, 61874024)
- Fundamental Research Funds for the Central Universities
This publication has 8 references indexed in Scilit:
- A CMRR Enhancement Circuit Employing Gₘ-Controllable Output Stages for Capacitively Coupled Instrumentation AmplifiersIEEE Transactions on Circuits and Systems II: Express Briefs, 2020
- A 2.55 NEF 76 dB CMRR DC-Coupled Fully Differential Difference Amplifier Based Analog Front End for Wearable Biomedical SensorsIEEE Transactions on Biomedical Circuits and Systems, 2019
- A High Dynamic-Range Neural Recording Chopper Amplifier for Simultaneous Neural Recording and StimulationIEEE Journal of Solid-State Circuits, 2017
- A Low-Power, High CMRR Neural Amplifier System Employing CMOS Inverter-Based OTAs With CMFB Through Supply RailsIEEE Journal of Solid-State Circuits, 2016
- Fast and effective method of CMRR enhancement for multichannel integrated circuits dedicated to biomedical measurementsElectronics Letters, 2015
- A Compact, Low Input Capacitance Neural Recording AmplifierIEEE Transactions on Biomedical Circuits and Systems, 2013
- Fully-differential self-biased bio-potential amplifierElectronics Letters, 2008
- A low-power low-noise cmos for amplifier neural recording applicationsIEEE Journal of Solid-State Circuits, 2003