Low Temperature SoIC Bonding and Stacking Technology for 12-/16-Hi High Bandwidth Memory (HBM)
- 14 September 2020
- journal article
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 67 (12), 5343-5348
- https://doi.org/10.1109/ted.2020.3021358
Abstract
A low temperature system-on-integrated-chip (SoIC) bonding and stacking technology is proposed and implemented for 3-D memory integration, such as 3-D static random access memory (SRAM) or dynamic random access memory (DRAM) cube. It extends not only 2-D pin count to 12,000/mm² but also overcomes the obstacle of the stacking height. 4-Hi, 8-Hi, and 12-Hi stacks, each with 1 base die and 4, 8, and 12 dies, respectively, are realized and demonstrated in this article. The daisy chains in the 4-Hi/8-Hi/12-Hi structures incorporating over 10,000 through silicon vias (TSVs) and bonds are tested with liner I-V curves, which indicates the good bonding and stacking quality. The electrical link from base controller to top DRAM for 12-Hi and 16-Hi high bandwidth memory (HBM) structure is built up to study the bandwidth (BW) and power efficiency. Compared to μbump technology, the BW for the 12-Hi and 16-Hi structures using SoIC bonding shows the improvement of 18% and 20%, respectively, under same pin pitch and the power efficiency has the improvement of 8% and 15%. For thermal performance, the 12-Hi and 16-Hi SoIC-bond structure is 7% and 8% better than those using μbump technology, respectively. With this innovative SoIC bonding and stacking technology, the bond pitch is scalable to sub-micrometer and the die thickness is manageable to be thinner, which are prospected for the application of higher BW 3-D memory with tera byte (TB)/s per stack.Keywords
This publication has 8 references indexed in Scilit:
- SoIC for Low-Temperature, Multi-Layer 3D Memory IntegrationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2020
- 22.3 A 128Gb 8-High 512GB/s HBM2E DRAM with a Pseudo Quarter Bank Structure, Power Dispersion and an Instruction-Based At-Speed PMBISTPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2020
- 3D Multi-chip Integration with System on Integrated Chips (SoIC™)Published by Institute of Electrical and Electronics Engineers (IEEE) ,2019
- System on Integrated Chips (SoIC(TM) for 3D Heterogeneous IntegrationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2019
- A 1.2V 64Gb 341GB/S HBM2 stacked DRAM with spiral point-to-point TSV structure and improved bank group data controlPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2018
- Fine-grained DRAMPublished by Association for Computing Machinery (ACM) ,2017
- Wafer-Level Integration of an Advanced Logic-Memory System Through the Second-Generation CoWoS TechnologyIEEE Transactions on Electron Devices, 2017
- Climate Change, 2007Water, Air, & Soil Pollution, 2007