New Strained LDMOS With Ultralow ON-Resistance by Si1−yCySource Stressor for About 20 V Low-Voltage Applications
- 14 September 2020
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 67 (11), 4998-5004
- https://doi.org/10.1109/ted.2020.3020903
Abstract
A novel low on-resistance strained lateral double-diffused MOSFET (LDMOS) with silicon-carbon (Si1-yCy) source is proposed for low-voltage applications. Due to the lattice mismatch between silicon and Si1-yCy, the source-side Si1-yCy stressor introduces the lateral tensile stress and vertical compressive stress along the conduction path to enhance the electron mobility in the channel and drift regions and hence improves the on-state characteristics. As the stress relaxation in the drift region, the strain-induced breakdown voltage (BV) deterioration can be neglected. The simulation results show that the on-resistance (Ron) of the proposed device is decreased by 19.2% compared with the conventional LDMOS without strain at a gate overdrive voltage (VGS-VT) of 1 V. At the same time, the novel LDMOS achieves 47% ,and 28.8% ,increment in the drive current (ID,sat) and peak transconductance (Gm,peak), respectively, while keeping a nearly identical BV of 23.08 V. Besides, the improved cutoff frequency (fT) and transconductance-to-current ratio (Gm/ID) are also obtained in the novel LDMOS.Keywords
Funding Information
- Science Foundation for Distinguished Young Scholars of Shaanxi Province (2018JC-017)
- Higher Education Discipline Innovation Project (B12026)
This publication has 21 references indexed in Scilit:
- Fully tensile strained partial silicon-on-insulator n-type lateral-double-diffused metal-oxide-semiconductor field effect transistor using localized contact etching stop layersAIP Advances, 2017
- Smart power technologies enabling power SOC and SIPPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2016
- RF LDMOS power transistor for multi-carrier GSM base stationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2014
- Reduced On Resistance in LDMOS Devices by Integrating Trench Gates Into Planar TechnologyIEEE Electron Device Letters, 2010
- High-Performance Metal/High-$k$ n- and p-MOSFETs With Top-Cut Dual Stress Liners Using Gate-Last Damascene Process on (100) SubstratesIEEE Transactions on Electron Devices, 2009
- Exploring the effect of width on performance enhancement in NMOSFETs with a silicon–carbon alloy stressor and a tensile stress silicon nitride linerApplied Surface Science, 2008
- High-Performance 15-V Novel LDMOS Transistor Architecture in a 0.25- $\mu\hbox{m}$ BiCMOS Process for RF-Power ApplicationsIEEE Transactions on Electron Devices, 2007
- Lattice strain analysis of transistor structures with silicon–germanium and silicon–carbon source∕drain stressorsApplied Physics Letters, 2005
- A Logic Nanotechnology Featuring Strained-SiliconIEEE Electron Device Letters, 2004
- Theory of strain and electronic structure of and alloysPhysical Review B, 1998