A 98.6 dB SNDR SAR ADC With a Mismatch Error Shaping Technique Implemented With Double Sampling
- 14 September 2021
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems II: Express Briefs
- Vol. 69 (3), 774-778
- https://doi.org/10.1109/tcsii.2021.3112501
Abstract
A novel mismatch error shaping (MES) method is proposed in noise-shaping (NS) SAR ADCs to break the SNDR limitation caused by DAC mismatch induced non-linearity. Through sampling the signal twice for one conversion, the input range of the ADC is increased to 2Vref. After the first sampling, only the MSB is resolved and the results feed back to the opposite side of the DAC. After the second sampling, the MSB result is reversed and a +Vref /2 reference is generated at the side of the DAC which has low input while a -Vref /2 reference is generated at the other side. Through this method, the dynamic range deduction caused by the MES technique is solved. The proposed SAR ADC is implemented in TSMC 65nm CMOS technology. The simulation results show that the new MES method improves the SFDR from 54 dB to 104.5 dB. The SNDR in 20kHz bandwidth is 98.6dB while power consumption is 513.2μW under a 1 V power supply at 20MS/s sampling rate.Keywords
This publication has 9 references indexed in Scilit:
- 9.3 A 40kHz-BW 90dB-SNDR Noise-Shaping SAR with 4× Passive Gain and 2nd-Order Mismatch Error ShapingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2020
- A 1.1mW 200kS/s incremental ΔΣ ADC with a DR of 91.5dB using integrator slicing for dynamic power reductionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2018
- An Oversampling SAR ADC With DAC Mismatch Error Shaping Achieving 105 dB SFDR and 101 dB SNDR Over 1 kHz BW in 55 nm CMOSIEEE Journal of Solid-State Circuits, 2016
- A 12-bit 104 MS/s SAR ADC in 28 nm CMOS for Digitally-Assisted Wireless TransmittersIEEE Journal of Solid-State Circuits, 2016
- A Micro-Power Two-Step Incremental Analog-to-Digital ConverterIEEE Journal of Solid-State Circuits, 2015
- A 102dB dynamic range audio sigma-delta modulator in 40nm CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2011
- A 26 $\mu$W 8 bit 10 MS/s Asynchronous SAR ADC for Low Energy RadiosIEEE Journal of Solid-State Circuits, 2011
- Linearity enhancement of multibit ΔΣ A/D and D/A converters using data weighted averagingIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1995
- A 15 b 1 Ms/s digitally self-calibrated pipeline ADCPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993