SpecHLS: Speculative Accelerator Design Using High-Level Synthesis
- 4 July 2022
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro
- Vol. 42 (5), 99-107
- https://doi.org/10.1109/mm.2022.3188136
Abstract
Custom hardware accelerators usage is shifting towards new application domains such as graph analytics and unstructured text analysis. These applications expose complex control-flow which is challenging to map to hardware, especially when operating from a C/C++ description using High-Level Synthesis toolchains. Several approaches relying on speculative execution have been proposed to overcome those limitations, but they often fail to handle the multiple interacting speculations required for realistic use-cases. This paper proposes a fully automated hardware synthesis flow based on a source-to-source compiler that identifies and explores intricate speculation configurations to generate speculative hardware accelerators.Keywords
This publication has 10 references indexed in Scilit:
- Toward Speculative Loop Pipelining for High-Level SynthesisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020
- Speculative Dataflow CircuitsPublished by Association for Computing Machinery (ACM) ,2019
- RosettaPublished by Association for Computing Machinery (ACM) ,2018
- Dynamically Scheduled High-level SynthesisPublished by Association for Computing Machinery (ACM) ,2018
- Image-Domain Gridding on Graphics ProcessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2017
- Dynamic Hazard Resolution for Pipelining Irregular Loops in High-Level SynthesisPublished by Association for Computing Machinery (ACM) ,2017
- Automatic Pipelining From Transactional Datapath SpecificationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2011
- Accelerating HMMER search using FPGAPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- Decoupled software pipelining with the synchronization arrayPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Gated SSA-based demand-driven symbolic analysis for parallelizing compilersPublished by Association for Computing Machinery (ACM) ,1995