A hybrid III–V tunnel FET and MOSFET technology platform integrated on silicon
- 8 February 2021
- journal article
- research article
- Published by Springer Science and Business Media LLC in Nature Electronics
- Vol. 4 (2), 162-170
- https://doi.org/10.1038/s41928-020-00531-3
Abstract
No abstract availableKeywords
This publication has 48 references indexed in Scilit:
- Towards large size substrates for III-V co-integration made by direct wafer bonding on SiAPL Materials, 2014
- Band-Edge Steepness Obtained From Esaki/Backward Diode Current–Voltage CharacteristicsIEEE Transactions on Electron Devices, 2014
- Tunnel field-effect transistors as energy-efficient electronic switchesNature, 2011
- Nanometre-scale electronics with III–V compound semiconductorsNature, 2011
- High Current Density Esaki Tunnel Diodes Based on GaSb-InAsSb Heterostructure NanowiresNano Letters, 2011
- Trap-Assisted Tunneling in Si-InAs Nanowire Heterojunction Tunnel DiodesNano Letters, 2011
- Use of Negative Capacitance to Provide Voltage Amplification for Low Power Nanoscale DevicesNano Letters, 2007
- Tunnel field-effect transistor without gate-drain overlapApplied Physics Letters, 2007
- Impact ionization MOS (I-MOS)-Part II: experimental resultsIEEE Transactions on Electron Devices, 2004
- Impact Ionization MOS (I-MOS)—Part I: Device and Circuit SimulationsIEEE Transactions on Electron Devices, 2004