Triangle Dropping: An Occluded-geometry Predictor for Energy-efficient Mobile GPUs
Open Access
- 25 May 2022
- journal article
- research article
- Published by Association for Computing Machinery (ACM) in ACM Transactions on Architecture and Code Optimization
- Vol. 19 (3), 1-20
- https://doi.org/10.1145/3527861
Abstract
This article proposes a novel micro-architecture approach for mobile GPUs aimed at early removing the occluded geometry in a scene by leveraging frame-to-frame coherence, thus reducing the overall energy consumption. Mobile GPUs commonly implement a Tile-Based Rendering (TBR) architecture that differentiates two main phases: the Geometry Pipeline, where all the geometry of a scene is processed; and the Raster Pipeline, where primitives are rendered in a framebuffer. After the Geometry Pipeline, only non-culled primitives inside the camera’s frustum are stored into the Parameter Buffer, a data structure stored in DRAM. However, among the non-culled primitives there is a significant amount that are rendered but non-visible at all, resulting in useless computations. On average, 60% of those primitives are completely occluded in our benchmarks. Despite TBR architectures use on-chip caches for the Parameter Buffer, about 46% of the DRAM traffic still comes from accesses to such buffer. The proposed Triangle Dropping technique leverages the visibility information computed along the Raster Pipeline to predict the primitives’ visibility in the next frame to early discard those that will be totally occluded, drastically reducing Parameter Buffer accesses. On average, our approach achieves overall 14.5% energy savings, 28.2% energy-delay product savings, and a speedup of 20.2%.Keywords
Funding Information
- CoCoUnit ERC Advanced Grant of the EU’s Horizon 2020 (833057)
- Spanish State Research Agency (PID2020-113172RB-I00 (AEI/FEDER, EU))
- ICREA Academia program
- University of Murcia’s “Plan Propio de Investigación.”
This publication has 38 references indexed in Scilit:
- Data layout optimization for GPGPU architecturesACM SIGPLAN Notices, 2013
- A GPU‐based Approach for Massive Model Rendering with Frame‐to‐Frame CoherenceComputer Graphics Forum, 2012
- Image Quality Assessment: From Error Visibility to Structural SimilarityIEEE Transactions on Image Processing, 2004
- Video quality assessment based on structural distortion measurementSignal Processing: Image Communication, 2004
- Memory Bandwidth Requirements of Tile-Based RenderingLecture Notes in Computer Science, 2004
- A developer's survey of polygonal simplification algorithmsIEEE Computer Graphics and Applications, 2001
- A comparison of mesh simplification algorithmsComputers & Graphics, 1998
- A data reduction scheme for triangulated surfacesComputer Aided Geometric Design, 1994
- Multi-resolution 3D approximations for rendering complex scenesPublished by Springer Science and Business Media LLC ,1993
- Frame-to-frame coherence and the hidden surface computation: constraints for a convex worldACM Transactions on Graphics, 1982