Low Power Digital Clock Design Using LVCMOS Input/Output Standards on 45nm FPGA
- 1 July 2016
- journal article
- Published by Gyancity Research Consultancy in Gyancity Journal of Engineering and Technology
- Vol. 2 (2), 23-28
- https://doi.org/10.21058/gjet.2016.2204