Scheduling computation and communication on a software-defined photonic Network-on-Chip architecture for high-performance real-time systems
- 11 August 2018
- journal article
- research article
- Published by Elsevier BV in Journal of Systems Architecture
- Vol. 90, 54-71
- https://doi.org/10.1016/j.sysarc.2018.07.007
Abstract
No abstract availableKeywords
This publication has 35 references indexed in Scilit:
- A survey of hard real-time scheduling for multiprocessor systemsACM Computing Surveys, 2011
- A low-latency, high-throughput on-chip optical router architecture for future chip multiprocessorsACM Journal on Emerging Technologies in Computing Systems, 2011
- IrisACM Journal on Emerging Technologies in Computing Systems, 2011
- Large-scale integrated photonics for high-performance interconnectsACM Journal on Emerging Technologies in Computing Systems, 2011
- Hierarchical opto-electrical on-chip network for future multiprocessor architecturesJournal of Systems Architecture, 2011
- Time-division-multiplexed arbitration in silicon nanophotonic networks-on-chip for high-performance chip multiprocessorsJournal of Parallel and Distributed Computing, 2010
- Integrating job parallelism in real-time scheduling theoryInformation Processing Letters, 2008
- Scheduling hard real-time systems: a reviewSoftware Engineering Journal, 1991
- Efficient scheduling algorithms for real-time multiprocessor systemsIEEE Transactions on Parallel and Distributed Systems, 1990
- Scheduling Algorithms for Multiprogramming in a Hard-Real-Time EnvironmentJournal of the ACM, 1973