ILP Based Multithreaded Code Generation for Simulink Model
- 1 January 2014
- journal article
- Published by Institute of Electronics, Information and Communications Engineers (IEICE) in IEICE Transactions on Information and Systems
- Vol. E97.D (12), 3072-3082
- https://doi.org/10.1587/transinf.2014pap0015
Abstract
No abstract availableThis publication has 18 references indexed in Scilit:
- Minimizing buffer requirements for throughput constrained parallel execution of synchronous dataflow graphPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2011
- Modeling critical sections in Amdahl's law and its implications for multicore designACM SIGARCH Computer Architecture News, 2010
- Skewed pipelining for parallel simulink simulationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2010
- Trace-based KPN composability analysis for mapping simultaneous applications to MPSoC platformsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2010
- A retargetable parallel-programming framework for MPSoCACM Transactions on Design Automation of Electronic Systems, 2008
- Memory-efficient multithreaded code generation from Simulink for heterogeneous MPSoCDesign Automation for Embedded Systems, 2007
- Mapping Applications to Tiled Multiprocessor Embedded SystemsSeventh International Conference on Application of Concurrency To System Design (ACSD 2007), 2007
- Scheduling multithreaded computations by work stealingJournal of the ACM, 1999
- Dataflow process networksProceedings of the IEEE, 1995
- Introduction to the scheduling problemIEEE Design & Test of Computers, 1995