Yield-aware joint die packing, die matching and static thread mapping for hard real-time 3D embedded CMPs
- 1 July 2022
- journal article
- research article
- Published by Elsevier BV in Microprocessors and Microsystems
Abstract
No abstract availableKeywords
This publication has 28 references indexed in Scilit:
- Thermal-throttling server: A thermal-aware real-time task scheduling framework for three-dimensional multicore chipsJournal of Systems and Software, 2016
- Solving the Yield Optimization Problem for Wafer to Wafer 3d Integration ProcessProcedia - Social and Behavioral Sciences, 2015
- Yield Improvement for 3D Wafer-to-Wafer Stacked ICs Using Wafer MatchingACM Transactions on Design Automation of Electronic Systems, 2015
- A multi-stage thermal management strategy for 3D multicoresPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2014
- Statistical Peak Temperature Prediction and Thermal Yield Improvement for 3D Chip MultiprocessorsACM Transactions on Design Automation of Electronic Systems, 2014
- Static statistical MPSoC power optimization by variation-aware task and communication schedulingMicroprocessors and Microsystems, 2013
- Thermal-aware task scheduling in 3D chip multiprocessor with real-time constrained workloadsACM Transactions on Embedded Computing Systems, 2013
- The gem5 simulatorACM SIGARCH Computer Architecture News, 2011
- System-level process variability analysis and mitigation for 3D MPSoCsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- Parametric yield management for 3D ICsACM Journal on Emerging Technologies in Computing Systems, 2008