180 Gbit/s 4:1 power multiplexer for NRZ‐OOK signals with high output voltage swing in SiGe BiCMOS technology
Open Access
- 1 January 2020
- journal article
- research article
- Published by Institution of Engineering and Technology (IET) in Electronics Letters
- Vol. 56 (2), 69-71
- https://doi.org/10.1049/el.2019.2557
Abstract
A 4:1 multiplexer (MUX) circuit in SiGe BiCMOS technology intended to directly drive a plasmonic Mach–Zehnder modulator for transmitter applications is presented. To achieve the highest data rates at a high output voltage swing, a power MUX concept is applied that maps the high-speed performance of the final clock signal onto the output data. In the clock tree a novel wideband clock phase shifter circuit is utilised for timing adjustment and frequency doubling. Electrical measurements of the chip demonstrate open eye diagrams for non-return-to-zero on-off-keying (NRZ-OOK) signals up to 180 Gbit/s, which is record speed for Si-based technologies. A differential output voltage swing of was measured that corresponds to an output voltage swing of more than without the bandwidth limit of the measurement equipment.Keywords
This publication has 6 references indexed in Scilit:
- 212‐Gbit/s 2:1 multiplexing selector realised in InP DHBTElectronics Letters, 2019
- Design Considerations for a 100 Gbit/s SiGe-BiCMOS Power Multiplexer With 2 $V_{{\mathrm{pp}}}$ Differential Voltage SwingIEEE Journal of Solid-State Circuits, 2018
- 140 Gb/s Serializer Using Clock Doublers in 90 nm SiGe TechnologyIEEE Journal of Solid-State Circuits, 2015
- A DC-100 GHz Active Frequency Doubler With a Low-Voltage Multiplier CoreIEEE Journal of Solid-State Circuits, 2015
- SiGe retiming high-gain power MUX for directly driving an EAM up to 50 Gbit/sElectronics Letters, 1998
- An Undersea Fiber-Optic Regenerator Using an Integral-Substrate Package and Flip-Chip SAW MountingIEEE Journal on Selected Areas in Communications, 1984