Secure automatic bounds checking: prevention is simpler than cure
- 21 February 2020
- conference paper
- conference paper
- Published by Association for Computing Machinery (ACM) in Proceedings of the 18th ACM/IEEE International Symposium on Code Generation and Optimization
Abstract
No abstract availableKeywords
This publication has 12 references indexed in Scilit:
- CEASER: Mitigating Conflict-Based Cache Attacks via Encrypted-Address and RemappingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2018
- InvisiSpec: Making Speculative Execution Invisible in the Cache HierarchyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2018
- Spectres, virtual ghosts, and hardware supportPublished by Association for Computing Machinery (ACM) ,2018
- What You Get is What You C: Controlling Side Effects in Mainstream C CompilersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2018
- FaCT: A Flexible, Constant-Time Programming LanguagePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2017
- Last-Level Cache Side-Channel Attacks are PracticalPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2015
- The RISC-V instruction setPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2013
- Cache Games -- Bringing Access-Based Cache Attacks on AES to PracticePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2011
- Covert and Side Channels Due to Processor ArchitectureTwenty-Third Annual Computer Security Applications Conference (ACSAC 2007), 2006
- Value locality and load value predictionPublished by Association for Computing Machinery (ACM) ,1996