Covert Timing Channels Exploiting Cache Coherence Hardware: Characterization and Defense
- 20 November 2018
- journal article
- research article
- Published by Springer Science and Business Media LLC in International Journal of Parallel Programming
- Vol. 47 (4), 595-620
- https://doi.org/10.1007/s10766-018-0608-4
Abstract
No abstract availableKeywords
Funding Information
- Division of Computing and Communication Foundations (CCF- 1149557)
- Division of Computer and Network Systems (CNS-1618786)
- Microelectronics Advanced Research Corporation (2016-TS-2684)
This publication has 37 references indexed in Scilit:
- Last-Level Cache Side-Channel Attacks are PracticalPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2015
- Side-channel vulnerability factorACM SIGARCH Computer Architecture News, 2012
- A Primer on Memory Consistency and Cache CoherenceSynthesis Lectures on Computer Architecture, 2011
- An exploration of L2 cache covert channels in virtualized environmentsPublished by Association for Computing Machinery (ACM) ,2011
- The gem5 simulatorACM SIGARCH Computer Architecture News, 2011
- New Results on Instruction Cache AttacksLecture Notes in Computer Science, 2010
- MemTrackerACM Transactions on Architecture and Code Optimization, 2009
- New cache designs for thwarting software cache-based side channel attacksACM SIGARCH Computer Architecture News, 2007
- Memory resource management in VMware ESX serverACM SIGOPS Operating Systems Review, 2002
- Low-density parity-check codesIEEE Transactions on Information Theory, 1962