S3CBench: Synthesizable Security SystemC Benchmarks for High-Level Synthesis
- 1 June 2017
- journal article
- research article
- Published by Springer Science and Business Media LLC in Journal of Hardware and Systems Security
- Vol. 1 (2), 103-113
- https://doi.org/10.1007/s41635-017-0014-1
Abstract
No abstract availableKeywords
This publication has 14 references indexed in Scilit:
- A Design Methodology for Stealthy Parametric Trojans and Its Application to Bug AttacksPublished by Springer Science and Business Media LLC ,2016
- S2CBench: Synthesizable SystemC Benchmark Suite for High-Level SynthesisIEEE Embedded Systems Letters, 2014
- Protection Against Hardware Trojan Attacks: Towards a Comprehensive SolutionIEEE Design & Test, 2013
- A Clock Sweeping Technique for Detecting Hardware Trojans Impacting Circuits DelayIEEE Design & Test, 2013
- High-Sensitivity Hardware Trojan Detection Using Multimodal CharacterizationPublished by EDAA ,2013
- Trustworthy Hardware: Identifying and Classifying Hardware TrojansComputer, 2010
- A Survey of Hardware Trojan Taxonomy and DetectionIEEE Design & Test of Computers, 2010
- MERO: A Statistical Approach for Hardware Trojan DetectionLecture Notes in Computer Science, 2009
- Software-reliability-engineered testing practice (tutorial)Published by Association for Computing Machinery (ACM) ,1997
- An Evaluation of Random TestingIEEE Transactions on Software Engineering, 1984