A flexible mixed-signal image processing pipeline using 3D chip stacks
- 1 March 2018
- journal article
- research article
- Published by Springer Science and Business Media LLC in Journal of Real-Time Image Processing
- Vol. 14 (3), 517-534
- https://doi.org/10.1007/s11554-016-0628-5
Abstract
No abstract availableKeywords
Funding Information
- Deutsche Forschungsgemeinschaft (GRK 1773)
This publication has 15 references indexed in Scilit:
- A CMOS image sensor with analog pre-processing capability suitable for smart camera applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2015
- A Low-Power Edge Detection Image Sensor Based on Parallel Digital Pulse ComputationIEEE Transactions on Circuits and Systems II: Express Briefs, 2015
- Three-dimensional integrated CMOS image sensors with pixel-parallel A/D converters fabricated by direct bonding of SOI layersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2014
- Form factor improvement of smart-pixels for vision sensors through 3-D vertically-integrated technologiesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2014
- Beyond the Kodak image set: A new reference set of color image sequencesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2013
- A 5GS/s 12.2pJ/conv. analog charge-domain FFT for a software defined radio receiver front-end in 65nm CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2012
- Low Power Programmable Current Mode Computational Imaging SensorIEEE Sensors Journal, 2011
- A 10 000 fps CMOS Sensor With Massively Parallel Image ProcessingIEEE Journal of Solid-State Circuits, 2008
- An analogue SIMD focal-plane processor arrayPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Implementation of steerable spatiotemporal image filters on the focal planeIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2002