AN5D: automated stencil framework for high-degree temporal blocking on GPUs
- 22 February 2020
- conference paper
- conference paper
- Published by Association for Computing Machinery (ACM) in Proceedings of the 18th ACM/IEEE International Symposium on Code Generation and Optimization
Abstract
No abstract availableKeywords
Other Versions
Funding Information
- Core Research for Evolutional Science and Technology (JPMJCR19F5)
This publication has 7 references indexed in Scilit:
- Domain-Specific Optimization and Generation of High-Performance GPU Code for Stencil ComputationsProceedings of the IEEE, 2018
- YASK—Yet Another Stencil Kernel: A Framework for HPC Stencil Code-Generation and TuningPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2016
- GPU-STREAM v2.0: Benchmarking the Achievable Memory Bandwidth of Many-Core Processors Across Diverse Parallel Programming ModelsPublished by Springer Science and Business Media LLC ,2016
- Diamond Tiling: Tiling Techniques to Maximize Parallelism for Stencil ComputationsIEEE Transactions on Parallel and Distributed Systems, 2016
- The Relation Between Diamond Tiling and Hexagonal TilingParallel Processing Letters, 2014
- Hybrid Hexagonal/Classical Tiling for GPUsPublished by Association for Computing Machinery (ACM) ,2014
- Hybrid Hexagonal/Classical Tiling for GPUsPublished by Association for Computing Machinery (ACM) ,2014