Turning the Table: Using Bitstream Reverse Engineering to Detect FPGA Trojans
- 1 November 2021
- journal article
- research article
- Published by Springer Science and Business Media LLC in Journal of Hardware and Systems Security
- Vol. 5 (3-4), 237-246
- https://doi.org/10.1007/s41635-021-00122-4
Abstract
No abstract availableKeywords
This publication has 40 references indexed in Scilit:
- Improved Side-Channel Analysis Attacks on Xilinx Bitstream Encryption of 5, 6, and 7 SeriesLecture Notes in Computer Science, 2016
- AES T-Box tampering attackJournal of Cryptographic Engineering, 2015
- Protecting against Cryptographic Trojans in FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2015
- FPGA-Based Protection Scheme against Hardware Trojan Horse Insertion Using Dummy LogicIEEE Embedded Systems Letters, 2015
- Deriving an NCD file from an FPGA bitstream: Methodology, architecture and evaluationMicroprocessors and Microsystems, 2013
- A multi-parameter functional side-channel analysis method for hardware trust verificationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2013
- Bil: A tool-chain for bitstream reverse-engineeringPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2012
- Black-Box Side-Channel Attacks Highlight the Importance of CountermeasuresLecture Notes in Computer Science, 2012
- Breakthrough Silicon Scanning Discovers Backdoor in Military ChipLecture Notes in Computer Science, 2012
- Using PARBIT to Implement Partial Run-Time Reconfigurable SystemsLecture Notes in Computer Science, 2002