Backend for virtual platforms with hardware scheduler in the MAPS framework
- 1 February 2011
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in 2011 IEEE Second Latin American Symposium on Circuits and Systems (LASCAS)
Abstract
Advances in process integration, the power wall and end-user application demands have made Multi-Processor Systems on Chip (MPSoCs) a reality. In mobile embedded devices, these systems are heterogeneous in order to cope with stringent real time and energy constraints, which makes them difficult to program, debug and verify. Therefore, a lot of research in industry and academia has focused on providing solutions to this MPSoC programming problem. In this paper we study and extend one of such frameworks, namely, the MPSoC Application Programming Studio (MAPS) [1]. We analyze MAPS retargetability by adding a new backend for a heterogeneous MPSoC with the OSIP hardware scheduler [2]. The new backend exports high level debugging information that is included in an environment for application debugging based on virtual platforms. The extensions are demonstrated on a heterogeneous virtual platform running the JPEG application.Keywords
This publication has 16 references indexed in Scilit:
- Trace-based KPN composability analysis for mapping simultaneous applications to MPSoC platformsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2010
- A Transaction Level Assertion Verification Framework in SystemC: An Application StudyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- Heterogeneous multi-core platform for consumer multimedia applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- CoMPSoCACM Transactions on Design Automation of Electronic Systems, 2009
- A retargetable parallel-programming framework for MPSoCACM Transactions on Design Automation of Electronic Systems, 2008
- Code and Data Structure Partitioning for Parallel and Flexible MPSoC Specification Using Designer-Controlled RecodingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2008
- Boosting Debugging Support for Complex Systems on ChipComputer, 2007
- pn: A Tool for Improved Derivation of Process NetworksEURASIP Journal on Embedded Systems, 2007
- A SystemC-Based Design Methodology for Digital Signal Processing SystemsEURASIP Journal on Embedded Systems, 2007
- Debug support strategy for systems-on-chips with multiple processor coresInternational Conference on Acoustics, Speech, and Signal Processing (ICASSP), 2006